

WHAT IS CLAIMED IS:

1. A receiver comprising digital signal processing means for transmitting data corresponding to a desired frequency component from digital data in the intermediate frequency band
5 to output the data to detection means, wherein

said digital signal processing means comprises:

a digital band-pass filter for performing digital filtering on the digital data at a first sampling rate equal to an exponentiation multiple of 2 of the intermediate frequency
10 and

an interpolation filter including a digital low pass filter for performing digital filtering on the data output from said digital band-pass filter at a second sampling rate equal to an exponentiation multiple of 2 of the intermediate frequency,
15 the second sampling rate higher than the first sampling rate, and wherein

the output data of said interpolation filter is output to said detection means.

20 2. The receiver according to claim 1, wherein the first sampling rate is set to four times the intermediate frequency, and

said digital band-pass filter includes an IIR filter whose multiplicand attribute is set to the value of an exponentiation
25 multiple of 2.

3. The receiver according to claim 1, wherein

the second sampling rate is set to 16 times the intermediate frequency, and

5 said interpolation filter includes an IIR filter whose multiplicand attribute is set to the value of an exponentiation multiple of 2.

4. The receiver according to claim 1, wherein

said digital band-pass filter comprises:

10 a first, a second, and a third digital adders,

a first, a second, and a third digital multipliers,

and

a digital delay element having a delay time twice that for the first sampling rate,

15 said first digital adder subtracts output data of said second digital adder from the digital data output from analog-to-digital conversion means,

said digital delay element delays output data of said first digital adder,

20 said first digital multiplier multiplies output data of said digital delay element by a first predetermined multiplicand attribute,

said second digital adder subtracts output data of said first digital multiplier from output data of said digital delay element,

said second digital multiplier multiplies output data of said first digital adder by a second predetermined multiplicand attribute,

5 said third digital multiplier multiplies output data of said digital delay element by a second predetermined multiplicand attribute, and

10 said third digital adder subtracts output data of said third digital multiplier from output data of said second digital multiplier and outputs the subtraction results to said interpolation filter.

5. The receiver according to claim 1, wherein said digital band-pass filter comprises:
a first filter means includes;

15 a first, a second, a third, and a fourth digital adders,

a first, a second, a third, and a fourth digital multipliers, and

20 a first and a second digital delay elements serially connected, said elements having a delay time equal to that for the first sampling rate, and

a second filter means includes;

a fifth, a sixth, a seventh, and an eighth digital adders,

25 a fifth, a sixth, a seventh, and an eighth digital

multipliers, and

a third and a fourth digital delay elements serially connected, said elements having a delay time equal to that for the first sampling rate,

5 said first digital adder subtracts output data of said second digital adder from the digital data output from said analog-to-digital conversion means,

 said first digital delay element delays output data of said first digital adder,

10 said second digital delay element delays output data of said first digital delay element,

 said first digital multiplier multiplies output data of said first digital delay element by a first predetermined multiplicand attribute,

15 said second digital adder subtracts output data of said third digital adder from output data of said first digital multiplier,

 said second digital multiplier multiplies output data of said second digital delay element by a second predetermined
20 multiplicand attribute,

 said third digital adder subtracts output data of said third digital multiplier from output data of said second digital delay element,

 said third digital multiplier multiplies output data of
25 said first digital adder by a third predetermined multiplicand

attribute,

said fourth digital multiplier multiplies output data of said second digital delay element by a second predetermined multiplicand attribute,

5 said fourth digital adder subtracts output data of said fourth digital multiplier from output data of said third digital multiplier,

said fifth digital adder adds output data of said sixth digital adder to output data of said fourth digital multiplier,

10 said third digital delay element delays output data of said fifth digital adder,

said fourth digital delay element delays output data of said third digital delay element,

15 said fifth digital multiplier multiplies output data of said third digital delay element by a first predetermined multiplicand attribute,

said sixth digital adder subtracts output data of said fifth digital multiplier from output data of said seventh digital adder,

20 said sixth digital multiplier multiplies output data of said fourth digital delay element by a second predetermined multiplicand attribute,

said seventh digital adder subtracts output data of said sixth digital multiplier from output data of said fourth digital delay element,

25

said third digital multiplier multiplies output data of said fifth digital adder by a seventh predetermined multiplicand attribute,

5 said eighth digital multiplier multiplies output data of said fourth digital delay element by a second predetermined multiplicand attribute, and

10 said eighth digital adder subtracts output data of said eighth digital multiplier from output data of said seventh digital multiplier and outputs the subtraction results to said interpolation filter.

6. The receiver according to claim 1, wherein said interpolation filter comprises:

a low pass filter means including;

15 a ninth, and a tenth digital adders,

a ninth, a tenth, and an eleventh digital multipliers, and

20 a fifth, and a sixth digital delay elements serially connected, said elements having a delay time equal to that for the second sampling rate,

said ninth digital adder adds data supplied from said digital band-pass filter and output data of said tenth digital adder,

25 said fifth digital delay element delays output data of said ninth digital adder,

said sixth digital delay element delays output data of
said fifth digital delay element,

said ninth digital multiplier multiplies output data of
said fifth digital delay element by a ninth predetermined
5 multiplicand attribute,

said tenth digital adder subtracts output data of said
tenth digital multiplier from output data of said ninth digital
multiplier,

said tenth digital multiplier multiplies output data of
10 said sixth digital delay element by a tenth predetermined
multiplicand attribute, and

said eleventh digital multiplier multiplies output data
of said ninth digital delay element by an eleventh predetermined
multiplicand attribute and outputs the multiplication results
15 to said detection means.

7. The receiver according to claim 1, wherein
said interpolation filter includes a plurality of said
low pass filter means serially connected.

20 8. The receiver according to claim 6, wherein
the ninth and the eleventh multiplicand attributes of
said ninth and said eleventh digital multiplier are set to 2^{-2} ,
and

25 the tenth multiplicand attribute of said tenth digital

multiplier are set to 2^{-1} .

9. A receiver comprising digital signal processing section for transmitting data corresponding to a desired frequency component from digital data in the intermediate frequency band to output the data to detection section, wherein

5 said digital signal processing section comprises:

a digital band-pass filter for performing digital filtering on the digital data at a first sampling rate equal to an exponentiation multiple of 2 of the intermediate frequency and

10 an interpolation filter including a digital low pass filter for performing digital filtering on the data output from said digital band-pass filter at a second sampling rate equal to an exponentiation multiple of 2 of the intermediate frequency, the second sampling rate higher than the first sampling rate, and wherein

15 the output data of said interpolation filter is output to said detection section.

10. The receiver according to claim 9, wherein

20 the first sampling rate is set to four times the intermediate frequency, and

said digital band-pass filter includes an IIR filter whose multiplicand attribute is set to the value of an exponentiation multiple of 2.

25

11. The receiver according to claim 9, wherein
the second sampling rate is set to 16 times the intermediate
frequency, and

said interpolation filter includes an IIR filter whose
5 multiplicand attribute is set to the value of an exponentiation
multiple of 2.

12. The receiver according to claim 9, wherein
said digital band-pass filter comprises:

10 a first, a second, and a third digital adders,
a first, a second, and a third digital multipliers,
and

a digital delay element having a delay time twice
that for the first sampling rate,

15 said first digital adder subtracts output data of said
second digital adder from the digital data output from
analog-to-digital conversion section,

said digital delay element delays output data of said
first digital adder,

20 said first digital multiplier multiplies output data of
said digital delay element by a first predetermined multiplicand
attribute,

said second digital adder subtracts output data of said
first digital multiplier from output data of said digital delay
25 element,

said second digital multiplier multiplies output data of said first digital adder by a second predetermined multiplicand attribute,

5 said third digital multiplier multiplies output data of said digital delay element by a second predetermined multiplicand attribute, and

10 said third digital adder subtracts output data of said third digital multiplier from output data of said second digital multiplier and outputs the subtraction results to said interpolation filter.

13. The receiver according to claim 9, wherein said digital band-pass filter comprises:
a first filter section includes;

15 a first, a second, a third, and a fourth digital adders,

a first, a second, a third, and a fourth digital multipliers, and

20 a first and a second digital delay elements serially connected, said elements having a delay time equal to that for the first sampling rate, and

a second filter section includes;

a fifth, a sixth, a seventh, and an eighth digital adders,

25 a fifth, a sixth, a seventh, and an eighth digital

multipliers, and

a third and a fourth digital delay elements serially connected, said elements having a delay time equal to that for the first sampling rate,

5 said first digital adder subtracts output data of said second digital adder from the digital data output from said analog-to-digital conversion section,

 said first digital delay element delays output data of said first digital adder,

10 said second digital delay element delays output data of said first digital delay element,

 said first digital multiplier multiplies output data of said first digital delay element by a first predetermined multiplicand attribute,

15 said second digital adder subtracts output data of said third digital adder from output data of said first digital multiplier,

 said second digital multiplier multiplies output data of said second digital delay element by a second predetermined
20 multiplicand attribute,

 said third digital adder subtracts output data of said third digital multiplier from output data of said second digital delay element,

 said third digital multiplier multiplies output data of
25 said first digital adder by a third predetermined multiplicand

attribute,

said fourth digital multiplier multiplies output data of said second digital delay element by a second predetermined multiplicand attribute,

5 said fourth digital adder subtracts output data of said fourth digital multiplier from output data of said third digital multiplier,

said fifth digital adder adds output data of said sixth digital adder to output data of said fourth digital multiplier,

10 said third digital delay element delays output data of said fifth digital adder,

said fourth digital delay element delays output data of said third digital delay element,

15 said fifth digital multiplier multiplies output data of said third digital delay element by a first predetermined multiplicand attribute,

said sixth digital adder subtracts output data of said fifth digital multiplier from output data of said seventh digital adder,

20 said sixth digital multiplier multiplies output data of said fourth digital delay element by a second predetermined multiplicand attribute,

said seventh digital adder subtracts output data of said sixth digital multiplier from output data of said fourth digital delay element,

25

said third digital multiplier multiplies output data of said fifth digital adder by a seventh predetermined multiplicand attribute,

5 said eighth digital multiplier multiplies output data of said fourth digital delay element by a second predetermined multiplicand attribute, and

10 said eighth digital adder subtracts output data of said eighth digital multiplier from output data of said seventh digital multiplier and outputs the subtraction results to said interpolation filter.

14. The receiver according to claim 9, wherein said interpolation filter comprises:
a low pass filter section including;

15 a ninth, and a tenth digital adders,
a ninth, a tenth, and an eleventh digital multipliers, and

20 a fifth, and a sixth digital delay elements serially connected, said elements having a delay time equal to that for the second sampling rate,

said ninth digital adder adds data supplied from said digital band-pass filter and output data of said tenth digital adder,

25 said fifth digital delay element delays output data of said ninth digital adder,

said sixth digital delay element delays output data of
said fifth digital delay element,

said ninth digital multiplier multiplies output data of
said fifth digital delay element by a ninth predetermined
5 multiplicand attribute,

said tenth digital adder subtracts output data of said
tenth digital multiplier from output data of said ninth digital
multiplier,

said tenth digital multiplier multiplies output data of
10 said sixth digital delay element by a tenth predetermined
multiplicand attribute, and

said eleventh digital multiplier multiplies output data
of said ninth digital delay element by an eleventh predetermined
multiplicand attribute and outputs the multiplication results
15 to said detection section.

15. The receiver according to claim 14, wherein

said interpolation filter includes a plurality of said
low pass filter section serially connected.

20

16. The receiver according to claim 14, wherein

the ninth and the eleventh multiplicand attributes of
said ninth and said eleventh digital multiplier are set to 2^{-2} ,
and

25 the tenth multiplicand attribute of said tenth digital

multiplier are set to 2^{-1} .